GREEN TECHNOLOGY -A NEW ERA FOR ELECTRONICS

Assertion-Based Functional Consistency Checking Between TLM and RTL Models

Mingsong Chen

Shanghai Key Lab of Trustworthy Computing East China Normal University

Prabhat Mishra

Computer and Information Science and Engineering University of Florida, USA

This work was partially supported by NSF CAREER award 0746261, NSF of China 61202103, Open Project of SCERC 2012002, and SHTDP of China 2011AA010101.

Outline

- Introduction
- Related Work
- Assertion-Based Consistency Checking
 - Automatic TLM Assertion Generation
 - Refinement of TLM Assertions/Tests
 - Assertion-Based Functional Consistency Checking
- Experiments
- Conclusions

Functional Validation of SoC Designs



SoC Design and Validation Flow



Related Work

Transactor-based dynamic verification methods TLM tests can be used in TLM-RTL co-simulation Based on event order without timing information Assertions applied on TLM designs only PSL-based Verification approaches Increase the design observability Take advantages of formal techniques Few of them investigate the relations of TLM and **RTL** assertions

Overview of Our Framework



Basic idea: If a TLM test can exercise some TLM assertions, then its RTL counterpart can also activate the corresponding RTL assertions.

How to define the set of TLM assertions for observing functional scenarios?

TLM fault models for automatic assertion generation

How to reuse TLM validation effort?

TLM assertion/test refinement

How to use the correlation between TLM and RTL assertions for consistency checking

Assertion-based consistency checking criteria

Automatic TLM Assertion Generation

Since we focus on the activation of functional scenarios, we use the following PSL statement pairs to detect whether the sequence P will happen finally.

> Prop1: assert eventually! p; Prop2: cover (p);

Prop1 asserts that the sequence p must "eventually hold strongly" during the simulation.

Prop2 is used to record the assertion coverage during the simulation by using verification directive "cover".

Automatic TLM Assertion Generation

- We define a set of fault models. Each fault indicates a required "design behavior" which may be violated during the system design.
 - Transaction data fault model deals with the possible value assignment for each part of a transaction data.

// The second bit of "packet.parity" can be 1.
assert eventually! (packet.parity==2);
cover (packet.parity==2);

Transaction flow fault model handles the controls (e.g., ifthen-else) along a transaction flow.

// The condition packet.to_chan=1 can be true.
assert eventually! (packet.to_chan==1);
cover (packet.to_chan==1);

TLM design is significantly different from its RTL implementation in port definition, internal structure and timing details.



We developed the Assertion Refinement Specification (ARS) which contains the rules to guide the assertion refinement. Generally an ARS contains two parts:

- Symbol Mapping specifies the name and type mapping between TLM variables and RTL signals
- Assertion Refinement
 Rules specify control
 signals and timing
 information for RTL
 assertions.

```
SYMBOL_MAPPING
bit[1:0] addr = tmp_packet.to_chan;
```

```
END_SYMBOL_MAPPING
```

```
ASSERTION_SPEC

`set_clock (posedge clock);
```

`control tmp_packet.to_chan @ \$rose(packet_valid);

```
END_ASSERTION_SPEC
```





Assertion-based Functional Consistency Checking

- Since an assertion activation means that a specific functional scenario is covered, the coverage of the assertions indicates the adequacy of the functional validation.
- Given a TLM specification T and its RTL implementation R, by applying TLM tests on T and RTL tests on R, the assertion coverage can be calculated as:



Assertion-based Functional Consistency Checking

- For a TLM test and its refined RTL version, when applying them on the TLM and RTL designs
 - Assertion consistent: For each test, the activated TLM assertions is a subset of the corresponding RTL assertions.
 - Strongly assertion consistent:
 Besides assertion consistency, for each test, it requires that the activation order of assertions is the same.

t and t' are assertion consistent, but they are not strongly assertion consistent.

Case Study 1: A Router Example

The main function of the router is to parse incoming packets and send them to target slaves.

★ By using our tool, 59 TLM assertions are generated.

55 from data fault model

4 from flow fault model

We select 59 TLM tests from 1000 random TLM tests which can achieve 100% TLM assertion coverage.

* To improve RTL coverage, we derive 2 more directed tests (FIFO overflow + reset).

Case Study 1: A Router Example

RTL Coverage using Synopsys VCS Discovery Visualization Environment (DVE) tool

Module	Line	Toggle	FSM	Condition	Path
fifo	76.6%	100%	NA	100%	NA
Port_fsm	95.92%	100%	87.5%	71.88%	100%
router	100%	100%	NA	NA	100%

- The 61 directed RTL tests only need 4 seconds. Running 10000 random tests needs 1057 seconds.
- Found 1 fatal error in the RTL implementation.

Try to send the packet to the 4th slave, i.e., to_chan = 3.

• After correcting the error, the TLM and RTL models are strongly assertion equivalent.

Case Study 2: An Alpha AXP Processor

★ By using our tool, 163 TLM assertions are generated.

- 117 from data fault model
- 46 from flow fault model
- To achieve 100% TLM assertion coverage, 163 TLM tests are selected from 3000 random TLM tests.

Case Study 2: An Alpha AXP Processor

RTL implementation Coverage of 163 directed tests using Synopsys DVE tool.

Line	Toggle	FSM	Condition	Path
100%	68.82%	NA	100%	100%
100%	80.00%	60.00%	100%	100%
100%	52.94%	NA	100%	100%
100%	74.19%	NA	100%	100%
100%	78.52%	NA	100%	100%
100%	71.29%	NA	55.56%	100%
	Line 100% 100% 100% 100% 100%	LineToggle100%68.82%100%80.00%100%52.94%100%74.19%100%78.52%100%71.29%	LineToggleFSM100%68.82%NA100%80.00%60.00%100%52.94%NA100%74.19%NA100%78.52%NA100%71.29%NA	Line Toggle FSM Condition 100% 68.82% NA 100% 100% 80.00% 60.00% 100% 100% 52.94% NA 100% 100% 74.19% NA 100% 100% 78.52% NA 100% 100% 71.29% NA 55.56%

- The 163 directed RTL tests only need 15 seconds. Running 50000 random tests needs 1390 seconds.
- The TLM and RTL models are strongly assertion equivalent.

Conclusion

Raising the abstraction introduces two challenges

Functional inconsistency between abstraction levels

Increasing validation efforts

- Our work tries to reuse TLM validation effort to enable RTL validation
 - TLM assertion generation/activation
 - TLM-to-RTL assertion/test refinement
 - TLM-to-RTL functional consistency checking

Experimental results demonstrate that our approach can improve the design quality and significantly reduce the validation effort.

Thank you !

© VLSI Design Conference 2013